

InvenSense Inc. 1197 Borregas Ave, Sunnyvale, CA 94089 U.S.A. Tel: +1 (408) 988-7339 Fax: +1 (408) 988-8104 Website: www.invensense.com

Document Number: RM-IDG-2020A-00 Revision: 1.0 W Release Date: 10/28/2011

IDG-2020 & IXZ-2020 OIS Family Register Map and Descriptions Revision 1.0



CONTENTS

1	REVIS	SION HISTORY	3
2	PURP	POSE AND SCOPE	4
3	REGI	STER MAP	5
4	REGI	STER DESCRIPTIONS	6
	4.1	REGISTER 25 – SAMPLE RATE DIVIDER	6
	4.2	REGISTER 26 – CONFIGURATION	7
	4.3	REGISTER 27 – GYROSCOPE CONFIGURATION	8
	4.4	REGISTER 35 – FIFO ENABLE	9
	4.5	REGISTER 55 – INT PIN / BYPASS ENABLE CONFIGURATION1	0
	4.6	REGISTER 56 – INTERRUPT ENABLE1	1
	4.7	REGISTER 58 – INTERRUPT STATUS1	2
	4.8	REGISTERS 65 AND 66 – TEMPERATURE MEASUREMENT	3
	4.9	REGISTERS 67 TO 72 – GYROSCOPE MEASUREMENTS1	4
	4.10	REGISTER 106 – USER CONTROL1	5
	4.11	REGISTER 107 – POWER MANAGEMENT 11	6
	4.12	REGISTER 108 – POWER MANAGEMENT 21	7
	4.13	REGISTER 114 AND 115 – FIFO COUNT REGISTERS1	8
	4.14	REGISTER 116 – FIFO READ WRITE1	9
	4.15	Register 117 – WHO Ам I2	0



1 Revision History

Revision Date	Revision	Description
10/28/201	1.0	Initial Web Release



2 Purpose and Scope

This document is a preliminary product specification, providing a description, specifications, and design related information for a family of two axis, IDG-2020[™] and IXZ-2020[™] gyroscopes. All members of the family are housed in small 3x3x0.90mm QFN package and are pin and function compatible.

Specifications are based upon design ITG analysis and simulation results only. Specifications are subject to change without notice. Final specifications will be updated based upon characterization of production silicon. For references to register map and descriptions of individual registers, please refer to the IDG-2020, and IXZ-2020 Product Specification document.

Sensor Axes for each device

Device	IDG-2020	IXZ-2020
Gyro Axes	Χ, Υ	X, Z



3 Register Map

The register map for the IDG-2020 and IXZ-2020 is listed below.

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
19	25	SMPLRT_DIV	R/W		SMPLRT_DIV[7:0]						
1A	26	CONFIG	R/W	-	FIFO _MODE	E>	(T_SYNC_SET[2	2:0]		DLPF_CFG[2:0]	
1B	27	GYRO_CONFIG	R/W	XG_ST	YG_ST	ZG_ST	FS_SI	EL [1:0]		FCHOIC	E_B[1:0]
23	35	FIFO_EN	R/W	TEMP _FIFO_EN	XG _FIFO_EN	YG _FIFO_EN	ZG _FIFO_EN	-	-		-
37	55	INT_PIN_CFG	R/W	INT_LEVEL	INT_OPEN	LATCH _INT_EN	INT_RD _CLEAR	FSYNC_ INT_LEVEL	FSYNC _INT _MODE_EN		-
38	56	INT_ENABLE	R/W	-	-	-	FIFO _OFLOW _EN	FSYNC_INT _EN	•		DATA _RDY_EN
ЗA	58	INT_STATUS	R	-	-	-	FIFO _OFLOW _INT	FSYNC_INT		-	DATA _RDY_INT
41	65	TEMP_OUT_H	R		TEMP_OUT[15:8]						
42	66	TEMP_OUT_L	R				TEMP_0	OUT[7:0]			
43	67	GYRO_XOUT_H	R				GYRO_X	OUT[15:8]			
44	68	GYRO_XOUT_L	R				GYRO_X	(OUT[7:0]			
45	69	GYRO_YOUT_H	R				GYRO_Y	OUT[15:8]			
46	70	GYRO_YOUT_L	R				GYRO_Y	′OUT[7:0]			
47	71	GYRO_ZOUT_H	R				GYRO_Z	OUT[15:8]			
48	72	GYRO_ZOUT_L	R				GYRO_Z	2OUT[7:0]			
6A	106	USER_CTRL	R/W	-	FIFO_EN		I2C_IF _DIS	-	FIFO _RESET	-	SIG_COND _RESET
6B	107	PWR_MGMT_1	R/W	DEVICE _RESET SLEEP TEMP_DIS CLKSEL[2:0]							
6C	108	PWR_MGMT_2	R/W	STBY_XG STBY_YG STBY						STBY_ZG	
72	114	FIFO_COUNTH	R/W	FIFO_COUNT[9:8]						OUNT[9:8]	
73	115	FIFO_COUNTL	R/W	FIFO_COUNT[7:0]							
74	116	FIFO_R_W	R/W		FIFO_DATA[7:0]						
75	117	WHO_AM_I	R	-	- WHO_AM_I[6:1] -						-

<u>Note:</u> Register Names ending in _H and _L contain the high and low bytes, respectively, of an internal register value.

In the detailed register tables that follow, register names are in capital letters, while register values are in capital letters and italicized. For example, the GYRO_XOUT_H register (Register 67) contains the 8 most significant bits, GYRO_XOUT[15:8], of the 16-bit X-Axis gyroscope measurement, GYRO_XOUT.

The reset value is 0x00 for all registers other than the WHO_AM_I register (Register 117), which resets to 0x68.



4 Register Descriptions

This section describes the function and contents of each register within the IDG-2020 and IXZ-2020.

Note: The device will come up in full power mode upon power-up. (i.e. not sleep mode)

4.1 Register 25 – Sample Rate Divider SMPRT_DIV

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
19	25	SMPLRT_DIV[7:0]							

Description:

This register specifies the divider from the gyroscope output rate that can be used to generate a reduced Sample Rate for the ITG-3520. Please note that this register is only effective when $FCHOICE_B[1:0] = 2'b00$ (Register 27) and $DLPF_CFG = 1, 2, 3, 4, 5, or 6$ (Register 26).

When $FCOICE_B[1:0] = 2'b00$ but $DLPF_CFG = 0$ or 7, the Sample Rate is fixed at 8kHz and the divider in this register does not apply. When $FCHOICE_B[1:0] = 2'b01$, 2'b10, or 2'b11, the Sample Rate is fixed at 32kHz and the divider in this register does not apply.

The sensor register output and FIFO output are both based on the Sample Rate.

When this register is effective under the *FCOICE_B* and *DLPF_CFG* settings, the reduced Sample Rate is generated by the formula below:

Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV)

where Gyroscope Output Rate = 1kHz.

Parameters:

SMPLRT_DIV

8-bit unsigned value. The Sample Rate is determined by dividing the gyroscope output rate by this value.



4.2 Register 26 – Configuration CONFIG

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1A	26	-	FIFO_MODE	EXT_SYNC_SET[2:0]		C	LPF_CFG[2:0]	

Description:

This register configures the FIFO's mode of operation, the external Frame Synchronization (FSYNC) pin sampling and the Digital Low Pass Filter (DLPF) setting. Please note that the DLPF can only be used when *FCHOICE_B*[1:0] =2b'00 (Register 27).

When *FIFO_MODE* is set to 1 and the FIFO is full, additional writes will not be written to the FIFO. When this bit is equal to 0 and the FIFO is full, additional writes will be written to the FIFO, replacing the oldest data. In order to enable and disable writing to the FIFO, use the enable bits in Register 35. For further information regarding the FIFO's operation, please refer to Register 116.

An external signal connected to the FSYNC pin can be sampled by configuring EXT_SYNC_SET.

Signal changes to the FSYNC pin are latched so that short strobes may be captured. The latched FSYNC signal will be sampled at the Sampling Rate, as defined in register 25. After sampling, the latch will reset to the current FSYNC signal state.

The sampled value will be reported in place of the least significant bit in a sensor data register determined by the value of *EXT_SYNC_SET* according to the following table.

EXT_SYNC_SET	FSYNC Bit Location
0	Input disabled
1	TEMP_OUT_L[0]
2	GYRO_XOUT_L[0]
3	GYRO_YOUT_L[0]
4	GYRO_ZOUT_L[0]

The DLPF is configured by $DLPF_CFG$, when $FCHOICE_B[1:0] = 2b'00$. The gyroscope and temperature sensor are filtered according to the value of $DLPF_CFG$ and $FCHOICE_B$ as shown in the table below.

FCHOICE_B				Gyroscope		Temperature Sensor		
<1>	<0>	DLPF_CFG	Bandwidth (Hz)	Delay (ms)	Fs (kHz)	Bandwidth (Hz)	Delay (ms)	
0	0	0	250	0.97	8	4000	0.04	
0	0	1	184	2.9	1	188	1.9	
0	0	2	92	3.9	1	98	2.8	
0	0	3	41	5.9	1	42	4.8	
0	0	4	20	9.9	1	20	8.3	
0	0	5	10	17.85	1	10	13.4	
0	0	6	5	33.48	1	5	18.6	
0	0	7	3600	0.17	8	4000	0.04	
х	1	х	8800	0.064	32	4000	0.04	
1	0	х	3600	0.11	32	4000	0.04	

Bit 7 is reserved.



Parameters:

FIFO_MODE	When set to 1 and the FIFO is full, additional writes will not be written to the FIFO.
	When equal to 0 and the FIFO is full, additional writes will be written to the FIFO, replacing the oldest data.
	In order to disable writing to the FIFO, use the enable bits in Register 35.
EXT_SYNC_SET	3-bit unsigned value. Configures the FSYNC pin sampling.
DLPF_CFG	3-bit unsigned value. Configures the DLPF setting.

4.3 Register 27 – Gyroscope Configuration GYRO_CONFIG

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1B	27	XG_ST	YG_ST	ZG_ST	FS_SEL[1:0]		-	FCHOIC	E_B[1:0]

Description:

This register is used to trigger gyroscope self test and configure the gyroscopes' full scale range.

Self Test response is described in the Electrical Specifications table of the ITG-3520 Product Specification document. Each axis self test may be performed independently.

FS_SEL selects the full scale range of the gyroscope outputs according to the following table.

FS_SEL	Full Scale Range
0	± 31.25 °/s
1	± 62.5 °/s
2	± 125 °/s
3	± 250 °/s

FCHOICE_B, in conjunction with *DLPF_CFG* (Register 26), is used to choose the gyroscope output setting. For further information regarding the operation of *FCHOICE_B*, please refer to Section 4.2.

Bit 2 is reserved.

Parameters:	
XG_ST	Setting this bit causes the X axis gyroscope to perform self test.
YG_ST	Setting this bit causes the Y axis gyroscope to perform self test.
ZG_ST	Setting this bit causes the Z axis gyroscope to perform self test.
FS_SEL	2-bit unsigned value. Selects the full scale range of gyroscopes.
FCHOICE_B	2-bit unsigned value used to choose the gyroscope output setting.



4.4 Register 35 – FIFO Enable FIFO_EN

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
23	35	TEMP_ FIFO_EN	XG_ FIFO_EN	YG_ FIFO_EN	ZG_ FIFO_EN	-	-	-	-

Description:

This register determines which sensor measurements are loaded into the FIFO buffer.

Data stored inside the sensor data registers (Registers 65 to 72) will be loaded into the FIFO buffer if a sensor's respective FIFO_EN bit is set to 1 in this register. The behavior of FIFO writes when the FIFO buffer is full can be configured with the *FIFO_MODE* bit (Register 26). In order to read the data in the FIFO buffer, the *FIFO_EN* bit (Register 106) must be enabled.

When a sensor's FIFO_EN bit is enabled in this register, data from the sensor data registers will be loaded into the FIFO buffer. The sensors are sampled at the Sample Rate as defined in Register 25. For further information regarding sensor data registers, please refer to Registers 65 to 72

Bits 3 through 0 are reserved.

TEMP_FIFO_EN	When set to 1, this bit enables TEMP_OUT_H and TEMP_OUT_L (Registers 65 and 66) to be written into the FIFO buffer.
XG_ FIFO_EN	When set to 1, this bit enables GYRO_XOUT_H and GYRO_XOUT_L (Registers 67 and 68) to be written into the FIFO buffer.
YG_ FIFO_EN	When set to 1, this bit enables GYRO_YOUT_H and GYRO_YOUT_L (Registers 69 and 70) to be written into the FIFO buffer.
ZG_ FIFO_EN	When set to 1, this bit enables GYRO_ZOUT_H and GYRO_ZOUT_L (Registers 71 and 72) to be written into the FIFO buffer.



4.5 Register 55 – INT Pin / Bypass Enable Configuration INT_PIN_CFG

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
37	55	INT_LEVEL	INT_OPEN	LATCH _INT_EN	INT_RD _CLEAR	FSYNC_ INT_LEVEL	FSYNC _INT_ MODE_EN	-	-

Description:

This register configures the behavior of the interrupt signals at the INT pins. This register is also used to enable the FSYNC Pin to be used as an interrupt to the host application processor.

Bits 1 and 0 are reserved.

Parameters:	
INT_LEVEL	When this bit is equal to 0, the logic level for the INT pin is active high. When this bit is equal to 1, the logic level for the INT pin is active low.
INT_OPEN	When this bit is equal to 0, the INT pin is configured as push-pull. When this bit is equal to 1, the INT pin is configured as open drain.
LATCH_INT_EN	When this bit is equal to 0, the INT pin emits a 50us long pulse. When this bit is equal to 1, the INT pin is held high until the interrupt is cleared.
INT_RD_CLEAR	When this bit is equal to 0, interrupt status bits are cleared only by reading INT_STATUS (Register 58)
	When this bit is equal to 1, interrupt status bits are cleared on any read operation.
FSYNC_INT_LEVEL	When this bit is equal to 0, the logic level for the FSYNC pin (when used as an interrupt to the host processor) is active high. When this bit is equal to 1, the logic level for the FSYNC pin (when used as an interrupt to the host processor) is active low.
FSYNC_INT_MODE_EN	When this bit is equal to 1, the FSYNC pin will trigger an interrupt when it transitions to the level specified by <i>FSYNC_INT_LEVEL</i> . When a FSYNC interrupt is triggered, the <i>FSYNC_INT</i> bit in Register 58 will be set to 1. An interrupt is sent to the host processor if the FSYNC interrupt is enabled by the <i>FSYNC_INT_EN</i> bit in Register 56.
	When this bit is equal to 0, the FSYNC pin is disabled from causing an interrupt.



4.6 Register 56 – Interrupt Enable

INT_ENABLE

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
38	56	-	-	-	FIFO _OFLOW _EN	FSYNC _INT_EN	-	-	DATA _RDY_EN

Description:

This register enables interrupt generation by interrupt sources.

For information regarding the interrupt status for of each interrupt generation source, please refer to Register 58.

Bits 7 through 5, 2, and 1 are reserved.

FIFO_OFLOW_EN	When set to 1, this bit enables a FIFO buffer overflow to generate an interrupt.
FSYNC_INT_EN	When equal to 0, this bit disables the FSYNC pin from causing an interrupt to the host processor.
	When set to 1, this bit enables the FSYNC pin to be used as an interrupt to the host processor.
DATA_RDY_EN	When set to 1, this bit enables the Data Ready interrupt. The Data Ready interrupt is triggered when all the sensor registers have been written with the latest gyro sensor data.



4.7 Register 58 – Interrupt Status INT_STATUS

Type: Read Only

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
3A	58	-	-	-	FIFO _OFLOW _INT	FSYNC _INT	-	-	DATA _RDY_INT

Description:

This register shows the interrupt status of each interrupt generation source. Each bit will clear after the register is read.

For information regarding the corresponding interrupt enable bits, please refer to Register 56.

Bits 7 through 5, 2, and 1 are reserved.

FIFO_OFLOW_INT	This bit automatically sets to 1 when a FIFO buffer overflow interrupt has been generated.
	The bit clears to 0 after the register has been read.
FSYNC_INT	This bit automatically sets to 1 when an FSYNC interrupt has been generated.
	The bit clears to 0 after the registers has been read.
DATA_RDY_INT	This bit automatically sets to 1 when a Data Ready interrupt is generated.
	The bit clears to 0 after the register has been read.

CONFIDENTIAL & PROPRIETARY



4.8 Registers 65 and 66 – Temperature Measurement TEMP_OUT_H and TEMP_OUT_L

Type: Read Only

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
41	65		TEMP_OUT[15:8]							
42	66				TEMP_OUT	[7:0]				

Description:

These registers store the most recent temperature sensor measurement.

Temperature measurements are written to these registers at the Sample Rate as defined in Register 25.

These temperature measurement registers, along with the gyroscope measurement registers, are composed of two sets of registers: an internal register set and a user-facing read register set.

The data within the temperature sensor's internal register set is always updated at the Sample Rate. Meanwhile, the user-facing read register set duplicates the internal register set's data values whenever the serial interface is idle. This guarantees that a burst read of sensor registers will read measurements from the same sampling instant. Note that if burst reads are not used, the user is responsible for ensuring a set of single byte reads correspond to a single sampling instant by checking the Data Ready interrupt.

The scale factor and offset for the temperature sensor are found in the Electrical Specifications table (Section 3.1 of the ITG-3520 Product Specification document).

Parameters:

TEMP_OUT 16-bit signed value.

Stores the most recent temperature sensor measurement.



4.9 Registers 67 to 72 – Gyroscope Measurements GYRO_XOUT_H, GYRO_XOUT_L, GYRO_YOUT_H, GYRO_YOUT_L, GYRO_ZOUT_H, and GYRO ZOUT L

Type: Read Only

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
43	67		GYRO_XOUT[15:8]								
44	68		GYRO_XOUT[7:0]								
45	69		GYRO_YOUT[15:8]								
46	70				GYRO_YOUT	Γ[7:0]					
47	71		GYRO_ZOUT[15:8]								
48	72				GYRO_ZOUT	[7:0]					

Description:

These registers store the most recent gyroscope measurements.

Gyroscope measurements are written to these registers at the Sample Rate as defined in Register 25.

These gyroscope measurement registers, along with the temperature measurement registers, are composed of two sets of registers: an internal register set and a user-facing read register set.

The data within the gyroscope sensors' internal register set is always updated at the Sample Rate. Meanwhile, the user-facing read register set duplicates the internal register set's data values whenever the serial interface is idle. This guarantees that a burst read of sensor registers will read measurements from the same sampling instant. Note that if burst reads are not used, the user is responsible for ensuring a set of single byte reads correspond to a single sampling instant by checking the Data Ready interrupt.

Each 16-bit gyroscope measurement has a full scale defined in *FS_SEL* (Register 27). For each full scale setting, the gyroscopes' sensitivity per LSB in *GYRO_xOUT* is shown in the table below:

FS_SEL	Full Scale Range	LSB Sensitivity			
0	± 31.25 °/s	1048 LSB/°/s			
1	± 62.5 °/s	524 LSB/°/s			
2	± 125 °/s	262 LSB/°/s			
3	± 250 °/s	131 LSB/°/s			

Parameters:

GYRO_XOUT 16-bit 2's complement value.

Stores the most recent X axis gyroscope measurement.

GYRO_YOUT 16-bit 2's complement value.

Stores the most recent Y axis gyroscope measurement.

GYRO_ZOUT 16-bit 2's complement value.

Stores the most recent Z axis gyroscope measurement.



4.10 Register 106 - User Control

USER_CTRL

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
6A	106	-	FIFO_EN	-	I2C_IF _DIS	-	FIFO _RESET	-	SIG_COND _RESET

Description:

This register allows the user to enable and disable the FIFO buffer and choose the primary I^2C interface. The FIFO buffer, sensor signal paths and sensor registers can also be reset using this register.

The primary SPI interface will be enabled in place of the disabled primary I^2C interface when $I2C_IF_DIS$ is set to 1.

When the reset bits (*FIFO_RESET* and *SIG_COND_RESET*) are set to 1, these reset bits will trigger a reset and then clear to 0.

Bits 7, 5, 3, and 1 are reserved.

FIFO_EN	When set to 1, this bit enables FIFO operations.
	When this bit is cleared to 0, the FIFO buffer is disabled. The FIFO buffer cannot be read from while disabled. However, it can still be written to. In order to disable writing to the FIFO, please use the enable bits in Register 35.
	The FIFO buffer's data will not be lost unless the FIFO is reset, or unless the ITG-3520 is power cycled or soft reset.
I2C_IF_DIS	When set to 1, this bit disables the primary I^2C interface and enables the SPI interface instead.
FIFO_RESET	This bit resets the FIFO buffer <i>when set to 1 while FIFO_EN</i> equals 0. This bit automatically clears to 0 after the reset has been triggered.
SIG_COND_RESET	When set to 1, this bit resets the signal paths for all sensors (gyroscopes and temperature sensor). This operation will also clear the sensor registers. This bit automatically clears to 0 after the reset has been triggered.



4.11 Register 107 – Power Management 1 PWR_MGMT_1

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
6B	107	DEVICE _RESET	SLEEP	-	-	TEMP_DIS		CLKSEL[2:0]	

Description:

This register allows the user to configure the power mode and clock source. It also provides a bit for resetting the entire device, and a bit for disabling the temperature sensor.

By setting SLEEP to 1, the ITG-3520 can be put into low power sleep mode.

An internal 20MHz oscillator or the gyroscope based clock (PLL) can be selected as the IDG-2020 and IXZ-2020 clock source. The PLL is the default clock source upon power up. In order for the gyroscope to perform to spec, the PLL must be selected as the clock source.

When the internal 20MHz oscillator is chosen as the clock source, the IDG-2020 and IXZ-2020 can operate while having the gyroscopes disabled. However, this is only recommended if the user wishes to use the internal temperature sensor in this mode.

The clock source can be selected according to the following table.

CLKSEL	Clock Source
0	Internal 20MHz oscillator
1	PLL
2	PLL
3	PLL
4	PLL
5	PLL
6	Internal 20MHz oscillator
7	Reserved

For further information regarding the IDG-2020 and IXZ-2020 clock source, please refer to the Product Specification document.

Bits 5 and 4 are reserved.

DEVICE_RESET	When set to 1, this bit resets all internal registers to their default values.
	The bit automatically clears to 0 once the reset is done.
	The default values for each register can be found in Section 3.
SLEEP	When set to 1, this bit puts the IDG-2020 and IXZ-2020 into sleep mode.
TEMP_DIS	When set to 1, this bit disables the temperature sensor.
CLKSEL	3-bit unsigned value. Specifies the clock source of the device.



4.12 Register 108 – Power Management 2 PWR_MGMT_2

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
6C	108	-	-	-	-	-	STBY_XG	STBY_YG	STBY_ZG

Description:

This register allows the user to put individual axes of the gyroscope into standby mode. Note that in order to activate any gyro axis again, all gyro axes must first be put into standby mode, and then be turned on simultaneously.

If the user wishes to put all three gyro axes into standby mode, the internal oscillator must be selected as the clock source (Register 107).

If all three gyro axes are put into standby mode while the clock source of the device is set to the PLL (with the gyro drive generating the reference clock), the chip will hang due to an absence of a clock. As long as one gyro axis is enabled, the drive circuit will remain active and the PLL will provide a clock.

Bits 7 through 3 are reserved.

Parameters:	
STBY_XG	When set to 1, this bit puts the X axis gyroscope into standby mode.
	When cleared to 0 after all three gyro axes have been but into standby mode, the gyroscope turns on.
STBY_YG	When set to 1, this bit puts the Y axis gyroscope into standby mode.
	When cleared to 0 after all three gyro axes have been but into standby mode, the gyroscope turns on.
STBY_ZG	When set to 1, this bit puts the Z axis gyroscope into standby mode.
	When cleared to 0 after all three gyro axes have been but into standby mode, the gyroscope turns on.



4.13 Register 114 and 115 – FIFO Count Registers FIFO_COUNT_H and FIFO_COUNT_L

Type: Read Only

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
72	114	-	-	-	-	-	-	FIFO_COUNT[9:8]	
73	115	FIFO_COUNT[7:0]							

Description:

These registers keep track of the number of samples currently in the FIFO buffer in terms of the number of bytes stored.

These registers shadow the FIFO Count value. Both registers are loaded with the current sample count when FIFO_COUNT_H (Register 114) is read.

Note: Reading only FIFO_COUNT_L will not update the registers to the current FIFO COUNT value. FIFO_COUNT_H must be accessed first to update the contents of both these registers.

FIFO_COUNT should always be read in high-low order in order to guarantee that the most current FIFO Count value is read.

Bits 7 through 2 of Register 114 are reserved.

Parameters:

FIFO_COUNT

16-bit unsigned value. Indicates the number of bytes stored in the FIFO buffer. This number is in turn the number of bytes that can be read from the FIFO buffer and it is directly proportional to the number of samples available given the set of sensor data bound to be stored in the FIFO (register 35).



4.14 Register 116 – FIFO Read Write FIFO_R_W

Type: Read/Write

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
74	116		FIFO_DATA[7:0]						

Description:

This register is used to read and write data from the FIFO buffer.

Data is written to the FIFO in order of register number (from lowest to highest). If all the FIFO enable flags (see below) are enabled, the contents of registers 65 through 72 will be written in order at the Sample Rate.

The contents of the sensor data registers (Registers 65 to 72) are written into the FIFO buffer when their corresponding FIFO enable flags are set to 1 in FIFO_EN (Register 35).

If the FIFO buffer has overflowed, the status bit *FIFO_OFLOW_INT* is automatically set to 1. This bit is located in INT_STATUS (Register 58). When the FIFO buffer has overflowed, the treatment of the new data is determined by the *FIFO_MODE* bit in Register 26.

The user should check *FIFO_COUNT* to ensure that the FIFO buffer is not read when empty.

Parameters:

FIFO_DATA

8-bit data transferred to and from the FIFO buffer.



4.15 Register 117 – Who Am I WHO_AM_I

Type: Read Only

Register (Hex)	Register (Decimal)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
75	117	-	WHO_AM_I[5:0]						

Description:

This register is used to verify the identity of the device. The contents of WHO_AM_I are the upper 6 bits of the IDG-2020's 7-bit I²C address. The least significant bit of the IDG-2020's I²C address is determined by the value of the AD0 pin. The value of the AD0 pin is not reflected in this register.

The default value of the register is 0x68.

Bits 0 and 7 are reserved. (Hard coded to 0)

Parameters:

 WHO_AM_I Contains the 6-bit I²C address of the IDG-2020.

The Power-On-Reset value of Bit6:Bit1 is 110 100.



This information furnished by InvenSense is believed to be accurate and reliable. However, no responsibility is assumed by InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

InvenSense® is a registered trademark of InvenSense, Inc. IDG-2020™ and IXZ-2020™ are trademarks of InvenSense, Inc.

©2011 InvenSense, Inc. All rights reserved.

