

ICM-42607x/42670x FIFO Usage

InvenSense, Inc. reserves the right to change specifications and information herein without notice unless the product is in mass production and the application note has been designated by InvenSense in writing as subject to a specified Product / Process Change Notification Method regulation. InvenSense, a TDK Group Company 1745 Technology Drive, San Jose, CA 95110 U.S.A +1(408) 988–7339 invensense.tdk.com Document Number: AN-000324 Revision: 1.0 Date: 10/08/2021

TABLE OF CONTENTS

1	FIFO Overview	.3
2	FIFO Special Frame	.4
3	FIFO Overflow	.5
4	FIFO In Low Power Mode	.6
5	Interrupts	.7
6	Revision History	.8
7	Declaration Disclaimer	.9



1 FIFO OVERVIEW

In ICM-42607x/42670x the storage memory consists of the system memory, which is shared with other functions. System memory is a slave peripheral connected to the internal bus (SOI bus) used by APEX and FIFO bus masters. Any FIFO read operation in Accel-Low-Power-only mode or Sleep mode cannot rely on memory access because FIFO memory read/write operations take place only when the system clock is active.

2 FIFO SPECIAL FRAME

There are two special frames:

- 1. Empty Frame: An empty frame is returned each time a byte is read from an empty FIFO.
- 2. Invalid Frame: An invalid frame is returned on any of the following conditions:
 - a. The device is in ALP only or Sleep mode, and the host continues to read data even when the cache is emptied, and the system clock is not yet enabled.
 - b. Access to the shared storage memory is busy for a long time and the cache cannot be refilled on time while the host is reading the FIFO
 - c. The FIFO is in Streaming mode and a FIFO overflow condition takes place. When the host resumes FIFO reading, the frames contained in the cache are invalidated.



3 FIFO OVERFLOW

FIFO overflow has the following two modes:

- Stream to FIFO Mode: A frame written during the FIFO full condition will overwrite the oldest frame in the FIFO while the frames contained in the cache are old, so they are supposed to be discarded by the host. These frames are invalidated by the FIFO Controller at the first overflow to facilitate the host in the process of discarding
- 2. Stop On Full Mode: When both the cache and FIFO Memory are full, no more frames can be written to FIFO and only a host read operation unlock the FIFO state.

The mode for FIFO can be controlled by Bit 1 of register FIFO_CONFIG1 (0x28H).

- 0 = Stream-to-FIFO
- 1 = STOP-on-FULL.

4 FIFO IN LOW POWER MODE

Any FIFO read operation in Accel-Low-Power-only mode or Sleep mode cannot rely on memory access because FIFO memory read/write operations take place only when the system clock is active.

Whenever the host wants to fully operate the FIFO in low power mode, a procedure to require the system clock operativity is provided. The following steps must be executed by the host software when no FIFO watermark interrupt is enabled:

- 1. Host reads FIFO data count register
- If device power mode is ALP only or Sleep mode, and the number of available FIFO data frames is greater than the cache size for the selected frame format, then the host must wait for the system oscillator wake-up time (100 µsfor ICM-42607x/42670x); otherwise, the host reads the cache content and jump to step 4
- 3. Host reads the FIFO content in less than 1 ms from step 1 (timeout period)
- 4. If more than 1 ms has elapsed from step 1, then host must repeat the procedure from step 1 to reenable the system oscillator



5 INTERRUPTS

Two interrupts are generated by FIFO Controller: FIFO watermark and FIFO full. A FIFO data counter register reports the number of frames contained in the FIFO, while a lost frame counter register keeps track of the number of lost frames when the FIFO overflows.

When FIFO watermark interrupt is enabled, the host knows upon receiving the interrupt the minimum amount of data the FIFO contains, and thus it does not need to read the FIFO data counter register. The FIFO watermark interrupt event triggers the system oscillator wake-up which is kept on until the very next FIFO read operation (single or burst) finishes on the serial interface.





6 REVISION HISTORY

REVISION DATE	REVISION	DESCRIPTION
10/08/2021	1.0	Initial Release



7 DECLARATION DISCLAIMER

InvenSense believes the environmental and other compliance information given in this document to be correct but cannot guarantee accuracy or completeness. Conformity documents substantiating the specifications and component characteristics are on file. InvenSense subcontracts manufacturing, and the information contained herein is based on data received from vendors and suppliers, which has not been validated by InvenSense.



This information furnished by InvenSense or its affiliates ("TDK InvenSense") is believed to be accurate and reliable. However, no responsibility is assumed by TDK InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. TDK InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. TDK InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. TDK InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. TDK InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life-threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2021 InvenSense. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. The TDK logo is a trademark of TDK Corporation. Other company and product names may be trademarks of the respective companies with which they are associated.



©2021 InvenSense. All rights reserved.